Introduction
The wafer-thickness dependence of rear junction n-type solar cells is investigated in this article, theoretically by PC1D simulation [1, 2] and experimentally. Thinner wafers are advantageous for saving Si material. The cell type is a double-side contacted rear junction n-type Cz Si solar cell with a 6 inch full square area. Front metallization is screen printing and rear metallization is through laser contact openings followed by Al-PVD (Fig. 1 left) . We fitted our simulation to a rear junction cell fabrication along an ingot to obtain the correct input parameters for the PC1D simulation (Fig. 1 right) . The PC1D simulation (green line in Fig. 1 ) with bulk lifetime independent of resistivity fits experimental data (bulk lifetime 3 ms, 160 μm thick wafer). This leads to the conclusion, that W bulk is limited by the solar cell process and thus independent of base resistivity [3] . Other input parameters for PC1D are:
Fit simulation to experiment
x diffusion profiles for emitter and front-surface-field from SIMS or ECV x Front reflectance including shading from metallization x S front : 8000 cm/s x S rear : 2000 cm/s
With these fit parameters it is possible to predict the influence of wafer thickness on rear junction cells.
The n-type ingot distribution is industrially feasible for complete ingots with > 5 Ωcm [3] . For the wafer thickness simulation we take the n-type-ingot resistivity distribution into account and simulate the cell performance of 5, 10, and 15 Ωcm base resistivity (Fig. 2 left) . For wafer thicknesses < 100 μm the cell efficiency decreases strongly. This is caused by J sc loss through insufficient light trapping (Fig. 2 left) . The J sc loss is experimentally confirmed and can also be observed in the long wavelength range of the IQE in Fig. 2 right. In contrast to J sc , the open circuit voltage varies only slightly in dependence of wafer thickness (Fig. 3 left) due to a small J 0 contribution of bulk (Fig. 3 right) . Symmetrical lifetime samples of the front and rear design of the cell are produced to determine the front side and rear side J 0 contribution, that means samples with passivated diffused surfaces. The samples are measured with a Sinton tester [4] . The J 0,bulk contribution is calculated for 10 :cm and 160 μm thick wafers in high level injection. Bulk contributes only 10 % to J 0,total for rear junction n-type cells. High bulk lifetimes (> 1ms) of n-type material lead to the small J 0,bulk . The outcome of the simulation is: the rear junction cell concept is suitable for 100 to 200 μm thick wafers (Fig. 4  left) . There is freedom of choice for wafer thickness > 100 μm, adaption to wafer market situation is possible. Figure 4 right shows the result of a 100 μm thin-6" Cz Si cells fabrication. The median cell efficiency of 40 cells is 20 %.
Wafer thickness influence

Conclusions
The simulated cell performance of thin cells is mainly influenced by short circuit current Jsc. For wafer thickness < 100 μm, light trapping becomes challenging and causes a steep decline in Jsc. For wafer thickness > 100 μm, only minor variation in efficiency is predicted by simulation. This leads to the conclusion, that the rear junction cell concept is suitable for 100 to 200 μm thick wafers. Median cell efficiencies of 20 % for 100 μm thin-6" Cz Si cells are reported.
